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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
 This thesis proposes an Application Specific Integrated Circuit (ASIC) design 
of Advanced Encryption Standard (AES) processor core on Field Programmable 
Gate Array (FPGA). The design is to accelerate fast computation of digital data 
encryption and decryption using AES algorithm. In this chapter, the challenges of 
cryptography are discussed, providing a framework for the objectives of this project. 
This chapter covers the background, research motivation, research objectives, 
significant of the work, scope of work, research methodology and finally the thesis 
organization. 
 
 
 
 
1.1 Background and Research Motivation 
 
 
As we move into twenty-first century, almost all information processing and 
telecommunication are in digital formats. Most data, for example photos, music and 
private information can be transmitted through copper, optical or wireless network to 
a recipient anywhere in the world. In order to protect the data and keep privacy, the 
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information system should be equipped with cryptography and robustness techniques 
(M. H. Jing et al., 2001).  
 
 
Cryptographic services are required across variety of platforms in a wide 
range of applications such as secure access to private networks, electronic commerce 
and health care. Cryptography means hidden writing, the practice of using encryption 
to conceal text. The security of conventional encryptions depends on several factors. 
First, the encryption algorithm must be powerful enough that is impractical to 
decrypt a message on the basis of cipher text alone. Beyond that, the security 
depends on the secrecy of the key, not the secrecy of the algorithm. That is, it is 
assumed that is also impractical to decrypt a message on the basis of the cipher text 
plus knowledge of the encryption or decryption algorithm. 
 
 
Generally, most of cryptography algorithms are implemented in software, but 
software implementation cannot offer the physical security for the key (Joon et al., 
2002). Software is operating system (OS) dependent and also exposed to viruses and 
hackers attacks that may interrupt the OS running on the general computer, for 
example on Microsoft Windows based computer or Apple Macintosh machine. 
Execution on general-purpose processor (CPU) of the algorithm will use most CPU’s 
resources to calculate and execute all processes in the algorithm because CPU lacks 
of instructions for modular arithmetic with operations on very large operands. Thus, 
word sizes mismatch, less parallel computations and algorithm/architecture are the 
main problems faced by software implementation of cryptosystem (Janssens et al., 
2001).  
 
 
Different applications of the data encryption algorithm may require different 
speed/area trade-offs. Some applications, such as smart card and cellular phone, 
require a small area. Other applications, such as World Wide Web (WWW) servers 
and Asynchronous Transfer Mode (ATM) networks are speed critical. Some other 
applications, such as digital video recorders, require an optimization of speed/area 
ratio (Xinmiao et al., 2003). 
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In general, hardware based solution are the embodiment of choice for military 
and serious commercial applications (Schneier, 1996). As an encryption algorithm 
running on a generalized computer has no physical protection, hardware 
cryptographic devices can be securely encapsulated to prevent any modification of 
the implemented algorithm and also can be embedded the hardware as co-processor 
in any devices that require data security processing. 
 
 
In this research, the AES Crypto-Processor design is implemented on 
hardware (FPGA) with key RAM, which can make not only a forward key 
scheduling for encryption but also a reversed key scheduling for decryption. 
Therefore, compared to software implementation, hardware implementation 
enhances the physical security as well as higher speed and outside attackers cannot 
easily attack, interrupt or modify its operation. 
 
 
 
 
1.2 Objectives 
 
 
 From the discussion from previous section, this thesis sets out two main 
objectives for the research: 
 
 
1. To design a cryptography processor core using the new symmetric key data 
encryption standard, Advanced Encryption Standard (AES) which supports 
128 bits of data block and 128 bits of key size. 
 
 
2. To implement the AES cryptography processor core to Altera 
APEX20KE200 FPGA device and perform simulation for design verification. 
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1.3 Scopes of Work 
 
 
Based on available hardware and software resources, limited time frame and 
expertise, this research project is narrowed down to the following scope of work: 
 
1. The research is only to design fixed 128-bit of data block size and 128-bit of 
key size based on an AES algorithm. 
 
2. The design is targeted to FPGA technology. The FPGA device used is 
APEX20KE200 from Altera. 
 
3. The research is limited to design, to synthesis, to simulate and to verify the 
design correctness in Altera Quartus II software. 
 
4. The test vector used to verify the design is based on FIPS 197, NIST (2002). 
 
 
 
 
1.4 Significant of Work and Research Contributions 
 
 
1. A FPGA prototype of an Advanced Encryption Standard to perform 128 bits 
data encryption and decryption computation. 
 
 
2. A new Intellectual Property (IP) for embedded applications in data encryption 
and cryptography is produced. 
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1.5 Research Methodology, Techniques and Tools 
 
 
In order to make this research successful and complete within a limited time 
frame, a proper planning is essential and all working procedures should be identified 
clearly. This research involves mostly efforts on hardware design and the remaining 
is software development to support the hardware environment for validation and 
testing purposes. The project workflow is shown in Figure 1.1 beside. 
 
 
The work begins with the literature review on cryptography and its 
application. Then, problem formulation and scope identification are done after 
sufficient knowledge on the targeted application in cryptography, which is the 
mapping one of symmetric key cryptography algorithm to digital hardware design in 
Altera’s FPGA is obtained. Targeted applications are in smart card and other security 
devices. The most important part before designing the hardware is to understand 
deeply on AES algorithm and specification as well as other essential mathematical 
concepts such as finite field theory, modular arithmetic, number theory, and etc. 
Doing arithmetic in finite field is the key part to the implementation of the 
communication and coding systems including the newly developed AES (M. H. Jing 
et al., 2001). From the flow of AES algorithm, most of the research works are 
concentrated on architectural design of the AES Crypto-Processor with all resources 
needed are counted in.  
 
 
All of AES Crypto-Processor architecture designs are coded in VHDL (Very-
High-Speed Hardware Design Language) using UTM-VHDLMG. UTM-VHDLMG 
then used to generate synthesizable VHDL files. The files compilation, synthesis and 
simulation are performed using Altera Quartus II design software. Any design errors 
or bugs are fixed before a limited and experimental prototype is developed.  Timing 
and waveform simulation are then performed using test vector pattern for design 
verification and validation. Both UTM-VHDLMG and Altera Quartus II roles is 
illustrated in Figure 1.2. 
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Figure 1.1: Project Workflow 
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 Figure 1.2: AES Crypto-Processor Research and Design Procedure  
 
 
From the starting to ending of this research, literature review is a continuous 
process in order to get the latest update related to the research. At the same time, 
every research progress and status are documented and reported. Any problems and 
issues faced can be solved effectively by supervision and discussion. 
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1.6 Organization of Thesis 
 
 
This thesis is organized into six chapters. The first chapter is the introduction 
chapter which covers the background, problem statement, objectives, scopes, the 
significant and contributions of the project. End of the chapter deals with the 
methodology, tools and techniques employed in this project. It discusses on design 
environment and also the ways on how the hardware mapping of Advanced 
Encryption Standard algorithm is possible in this project using state-of-the-art design 
tools. 
 
 
Chapter II reports some related literature review and similar previous works 
done by other researchers through out the world. Several topics related to this 
research are reviewed to give an overall picture of the background knowledge and 
the design environment. Chapter III elaborates the specification of AES algorithm. It 
covers all the functions and transformation in AES in details. Chapter IV discusses 
the design and development of the AES Crypto-Processor. It includes on how the 
original AES algorithm can be rearranged and restructured in such a way to make it 
easy and possible to design in hardware. All signals including the needed control 
signals to drive the AES Crypto-Processor are clearly identified and defined. 
 
 
Chapter V deals with the validation and performance analysis of the AES 
Crypto-Processor. It presents the results obtained from running the performance 
analysis with artificially generated data. Timing simulation used to proof the design 
correctness. In the final Chapter VI, the research work is summarized and potential 
improvements, extensions and suggestions of the project are given. 
 
 
 
 
 
 
 
 
